Espressif Systems /ESP32-P4 /SPI2 /SPI_USER1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SPI_USER1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SPI_USR_DUMMY_CYCLELEN 0 (SPI_MST_WFULL_ERR_END_EN)SPI_MST_WFULL_ERR_END_EN 0SPI_CS_SETUP_TIME 0SPI_CS_HOLD_TIME 0SPI_USR_ADDR_BITLEN

Description

SPI USER control register 1

Fields

SPI_USR_DUMMY_CYCLELEN

The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.

SPI_MST_WFULL_ERR_END_EN

1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode.

SPI_CS_SETUP_TIME

(cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.

SPI_CS_HOLD_TIME

delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.

SPI_USR_ADDR_BITLEN

The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.

Links

() ()